日志
compilation and elaboration
| |
Compilation is the process of reading in SystemVerilog source code, decrypting encrypted code,and analyzing the source code for syntax and semantic errors.
Elaboration is the process of binding together the components that make up a design. These components can include module instances,program instances,interface instances,checker instances,primitive instances,and the top
level of the design hierarchy. Elaboration occurs after parsing the source code and before simulation; and it involves expanding instantiations,computing parameter values,resoving hierarchical names,establishiing net connectivity and in general preparing the design for simulation.
/2 
eetop公众号
创芯大讲堂
创芯人才网